Large, high density FPGAs with high local distributed memory bandwidth surpass the peak floating-point performance of high-end, general-purpose processors. Microprocessors do not deliver near their peak floating-point performance on efficient algorithms that use the Sparse Matrix-Vector Multiply (SMVM) kernel. In fact, it is not uncommon for microprocessors to yield only 10-20% of their peak floating-point performance when computing SMVM. We develop and analyze a scalable SMVM implementation on modern FPGAs and show that it can sustain high throughput, near peak, floating-point performance. For benchmark matrices from the Matrix Market Suite we project 1.5 double precision Gflops/FPGA for a single Virtex II 6000-4 and 12 double precision Gflops for 16 Virtex IIs (750Mflops/FPGA).
INTRODUCTION
Peak floating-point performance achievable on FPGAs has surpassed that available on microprocessors [12] . Further, memory bandwidth limitations prevent microprocessors from approaching their peak floating-point performance on numerical computing tasks such as Dense Matrix-Vector Multiply (DMVM) due to large memory bandwidth requirements.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Consequently, modern microprocessors deliver only 10-33% of their peak floating-point performance to DMVM applications [13] . Delivered performance per microprocessor is even lower in multiprocessor systems. Sixteen microprocessors in parallel rarely achieve 5% peak. In contrast, high, deployable, on-chip memory bandwidth, high chip-to-chip bandwidth, and low communications processing overhead combine to allow FPGAs to deliver higher floating-point performance than microprocessors in highly parallel systems.
Many real life numerical problems in applications such as engineering simulation, scientific computing, information retrieval, and economics use matrices where there are few interactions between elements and hence most of the matrix entries are zero. For these common problems, dense matrix representations are inefficient. There is no reason to store the zero entries in memory or to perform computations on them. Consequently, it is important to use sparse matrix representations for these applications. The sparse matrix representations only explicitly represent non-zero matrix entries and only perform operations on the non-zeros matrix elements. Further, sparse parallel algorithms often take advantage of matrix locality to perform much less communication on parallel machines than their dense counter parts.
We investigate Sparse Matrix-Vector Multiply (SMVM), the simplest sparse matrix algorithm, on the Virtex II 6000-4. On a single microprocessor, SMVM performs somewhat worse than DMVM due to data structure interpretation overhead. In our FPGA implementation, data structure interpretation is performed by spatial logic, incurring less overhead than on a microprocessor. Loads and stores are streamed, so the computation does not stall between load issue and data arrival. We use local on-chip BlockRAMs exclusively which gives us a further performance advantage from high memory bandwidth. Our design on one FPGA has somewhat higher performance than the 900MHz Itanium II, which is the fastest out of microprocessors released in the same period. The performance gap increases when scaled to multiple processors: for 16 processors our design runs at 1/3 peak (750 Mflops/FPGA out of 2240 Mflops/FPGA (Section 8)). This is a factor of three higher than 16 processor, microprocessor-based parallel machines.
Novel contributions of this work include: 
BACKGROUND
Sparse Matrix-Vector Multiply is one of the most important sparse matrix problems. SMVM is primarily used in iterative numerical routines where it is the computationally dominating kernel. These routines iteratively multiply vectors by a fixed matrix. Examples that solve Ax = b are GMRES and Conjugate Gradient (CG) [10] . Examples that solve Ax = λx are Arnoldi and Lanczos [10] .
Iterative SMVM finds A i b by performing SMVM repeatedly with a square matrix. We take it as a representative of both the implementation and performance of iterative numerical routines. The extra computations besides SMVM in routines such as CG are typically a few vector-parallel operations, which are small compared to the matrix multiply (See Appendix B).
One of the simplest and most efficient sparse matrix representations is Compressed Sparse Row (CSR), as shown in Figure 1 . Using CSR, the matrix A is represented as three arrays: row start, matrix value, column index. A is square with dimension n×n and has m non-zero entries.
• matrix value of length m stores the non-zero values in row major order (non-zeros in row 0 ordered by their column index, then non-zeros in row 1 ordered by their column index, ...).
• column index of length m stores the column indices of non-zeros also in row major order.
• row start of length n + 1 stores each row's starting index into matrix value and column index.
. The SMVM algorithm computes x = Ab by performing a dot product on each row. If Ai is the ith row, then xi = Aib, where the dot product is defined as ab = i aibi. It performs dot products from top to bottom (See Figure 2) .
ARCHITECTURE
Our implementation parallelizes CSR SMVM by partitioning the set of n dots products across multiple Processing Elements (PEs). The entire computation is the set of dot products between the vector and the matrix rows. We as- sign the dot products, Aib, to PEs, so they can compute in parallel. During the compute stage, each dot product results in a vector entry, xi. Since we are iterating matrix multiply, we must send the resulting entries to the PEs that will use them for the next iteration, setting b
i . This is performed by a communication stage (Section 3.2).
Compute
During the compute stage each PE accumulates dot products on the vector source to produce the vector dest. Dot product partitioning (Section 5) assigns elements of the destination vector, dest, into the dest mems in each of the PEs. Each element of source may be used by multiple PEs so the local source mems redundantly store entries from source.
The PE datapath ( Figure 3 ) performs its accumulation with a floating-point multiply-accumulate (MAC). Values from source mem and compute mem stream through the MAC and into dest mem. compute mem also provides indices into source mem and control to initialize accumulations and store into dest mem. compute mem increments through addresses to provide the same sequence of instructions on each compute stage execution. compute mem acts as a queue which is full at the beginning of each iteration and is popped on each cycle. For the compute stage, we can think of dest mem as a queue which is initialized to empty and is pushed each time a new dest element is ready. Each compute mem word is an instruction: {end dot, matrix value, source address}.
• matrix value is the entry value.
• source address is the address into source mem which is multiplied by matrix value. Relating to CSR, source address takes the place of column index. Figure 4 shows datapath pseudocode.
To exploit the full computational throughput of the FPGAs, we want to pipeline the dot-product accumulation as heavily as possible, maximizing clock frequency. Since one accumulation input depends on the result of previous MAC operations, the latency of the addition stage prevents us from pipelining a single dot product at the full throughput which the FPGA can offer. However, we are computing multiple dot products on each FPGA, and these dot products may be computed in parallel. Consequently, we can interleave the independent dot products in C-slow fash- Table 5 shows the succeeding memory states. We can think of the accumulations as occurring on L add processors in parallel; we call each "processor" a MAC slot. We parameterize logic generation and memory configuration (Section 4) around L mult and L add .
Communicate
The communication stage copies the contents of dest mem to source mems on different PEs. The interconnect topology is a bidirectional ring as shown in Figure 6 . One ring sends messages to the right, and the other sends messages left. Matrix locality and good partitioning imply locality in inter-PE communication. Two ring directions allow local communications between PEs to be short.
The communication pattern is fixed for each multiply, so it can be statically scheduled. Switches are controlled by their adjacent PEs. After a message is sent on a ring its receiving PEs copy it off. Once the message has been received by all its destination PEs, it may be overwritten by another message. A vector element with destinations both to the right and to the left generates one message to send right and one message to send left. One advantage of static scheduling is that one message may fan out to multiple PEs without a dynamically sized header. The bus data width is the same as the compute datapath, so each message occupies one ring register at a time.
Like the compute stage, the communicate stage has an instruction memory, communicate mem. communicate mem contains instructions of the form {dest address, left recv, right recv, left send, right send}. If the left or right receive flag is valid, a message is received from the left-ring or right-ring respectively. source mem acts as a queue and pushes received messages. If the left or right send flag is valid, a message is sent on the left-ring or right-ring respectively. When sending, dest address addresses the dest mem word to send. Figure 7 shows the communicate logic for one PE along with its left-ring and right-ring switches.
The pipeline latency of a switch is parameterized so interconnect does not constrain the maximum operating frequency. When ring throughput rather than message latency dominates the number of cycles required for communication, adding ring registers will only result in a small increase in communication cycles.
Controller Element
Also on the rings is a Controller Element (CE) which performs the high level control and IO. The CE first sends the contents of PE memories on the right-ring. dest mems are loaded rather than source mems since vector entries map compute_mem:{end_dot;matrix_value;source_address} 
DESIGN PARAMETERIZATION
To make this solution general and scalable, we parameterize the logic generation, assembly, and tools. This allows us to quickly assimilate better floating-point cores, new technologies which may have different levels of pipelining, and various FPGA capacities. Key parameters include:
• L add -adder pipeline depth • L mult -multiplier pipeline depth • Lringstage -ring stage pipeline depth; this can be tuned so that interconnect latency does not limit the clock cycle and to tolerate pipelining between chips.
• NP Es per F P GA -number of processing elements per FPGA • W -datapath width; this allows support for single-, double-, and custom-precision floating-point units.
{compute mem, communicate mem, source mem, dest mem}. This is tuned along with the parallelism. Highly parallel designs have shallow memories, while more sequential designs require deeper memories per PE (See Table 2 ). Logic is generated using a flexible generator built in JHDL [3] .
MATRIX MAPPING
To map a matrix to this architecture, we must schedule the communication and computation of the input matrix and produce memory configurations to load onto logic. The scheduling will depend on the logic parameters (L add , L mult , Lringstage) and the total number of processors, NP Es. Figure 8 shows the operations performed for mapping.
Matrix partitioning assigns dot products, or equivalently, vector entries, to PEs. A good partitioner will load balance to minimize computation latency while minimizing the inter-PE communication. compute mem size will set a limit to the volume of work assigned to any single PE. To minimize communication, dot products should be placed to minimize the number of dot products in other PEs that use their result, effectively minimizing the number of messages that need to be sent and the size of the source mems'. We use UMpack's multi-level partitioner, UCLA MLPart4.21.1, on a Linux platform [4] .
Partitions are then placed on PEs to minimize communication distances. Graphs with locality tend to have locality on their partition level as well, so placement of partitions on PEs is important. UMpack's partitioner computes binary partitions, so we apply it recursively to compute an arbitrary number of partitions. The resulting binary tree of partitions is then flattened for placement.
After placement, the computation scheduler load balances dot products assigned to a PE across the L add MAC slots. The quality of this schedule affects the compute stage latency and compute mem size. The simple strategy used is to order each accumulate by its length. Accumulates are then greedily scheduled from largest to smallest. The schedules resulting from this heuristic are never longer than the optimal schedule plus the length of the longest dot product [6, 7] .
After placement, we also need to schedule communications. The quality of this schedule affects the communicate stage latency which is limited by communicate mem size. dest mem words are sent to source mems. Each word that is used outside its PE must be sent to a set of sink PEs. Since one message may fanout to multiple PEs and PEs are placed for locality, typically each word is sent by one short left message and one short right message. For a given word, the set of PEs that receive it from the left message and the set that receive it from the right are chosen to minimize the sum of message latencies. Messages are then scheduled greedily with priority to the longest.
EFFICIENCY
This section analyzes the sources of inefficiency which contribute to the actual performance relative to peak performance. Recall that for a given matrix, m is the number of non-zeros. L ideal compute = m/NP Es is the ideal latency where all logic is devoted to floating-point units that are fully utilized on each cycle. We decompose the actual latency of one iteration of SMVM into this ideal latency and an efficiency factor, E, for the parallel computation:
We decompose efficiency into four main components:
Efficiencies are:
• EA -MAC slot utilization • EB -Partition balance efficiency • EC -Communication efficiency • EL -Logic utilization Figure 12 and Section 9 assess the magnitude of EA, EB, EC and EL. During the computation stage, it may not be possible to schedule every PE so that it performs a MAC operation on every cycle. MAC slot utilization efficiency, EA, measures the extent to which dot products assigned to a PE utilize its L add MAC slots. If there are fewer dot products assigned to the PE than MAC slots, then parallelism due to pipelining cannot be fully exploited. Also slots cannot be fed near the end of the computation. EA is the number of cycles which use a MAC slot on the PE with maximum compute stage latency divided by the compute stage latency. EA is affected by L add , m, k, and the partition's load balance. Section 9.3 shows how EA scales with L add .
The partitioner should try to balance the computation load between PEs. EB measures how evenly computation work is assigned to PEs. We define EB as the average number of non-zeros per PE divided by the non-zeros allocated to the PE with maximum latency. Lmax row is the size of the largest row. Since we assign rows atomically to PEs, if Lmax row is larger than the average non-zeros per PE then work cannot be evenly distributed. When partitioning, there partition place is a trade off between load balancing and minimizing communication.
Since computation and communication are separated into two, non-overlapped, stages, all cycles spent communicating contribute to overhead:
We then define EC :
Appendix A analyzes E modeling EA = EB = EL = 1, evaluating several partitioning and placement strategies. Our model of Lcommunicate is based on the both the throughput and latency of the ring. L throughput is the lower bound on Lcommunicate due to data volume; this latency is the maximum number of messages any switch must route. Lring is the latency of one cycle around the ring. We use the Rent parameter, p, [8] to model matrix locality (See Appendix A.2). The average p for most matrices ranges from 0 to 0.6 (See Table 3 ). Table 1 summarizes the number of processors the ring can support with constant efficiency for each of the models from Appendix A.
Since we must allocate some control logic, we cannot fill each FPGA with floating-point units. Further, the optimal number of PEs per FPGA may be less than maximum if large NP Es causes communication to dominate computation. EL measures the impact of these limitations. EL is the ratio of the area of one double-precision multiply and one double-precision add to the actual PE area used. For our design, we find EL ≤ 3/4 (See Section 8).
MEMORY SIZES
Since our design uses BlockRAM memory only, larger matrices will require more FPGAs. However, as Table 1 and Appendix A show, there is a limit to the number of PEs, and hence FPGAs, we can effectively use before communication dominates computation (i.e. EC begins to diminish with NP Es).
Combining the scaling of memory and communication requirements, we can derive a range of feasible matrix sizes for any constant efficiency, E. For constant EC , we will spend, Feasible regions for n and NP Es with a Constant Memory Size per PE and a Fixed Efficiency Target at most, a constant fraction of our cycles communicating; this means the communication memory (communicate mem) will be at most linear in the size of the computation memory (compute mem). Each source and dest entry is used at least once so: depth(source mem) ≤ depth(compute mem)
depth(dest mem) ≤ depth(compute mem)
Together, this means the sum of the depth of all memory components (compute mem, communicate mem, source mem, and dest mem) is proportional to the compute memory depth (depth(compute mem)). Therefore, to bound EL to a constant, the memory per PE must be constant and hence the depth(compute mem) must be a constant. Assuming EA, EB and ES are constant, PE memory will be fully utilized. This means:
depth(compute mem) ∝ m/NP Es ∝ n/NP Es This makes:
From Appendix A constant efficiency requires:
Together this means NP Es must be within the feasible region bounded below by the minimum memory requirement (Eq. 5) and bounded above by the communication efficiency requirement (Eq. 6) as shown in Figure 9 .
CONCRETE DESIGN
We implemented the design on a Virtex II 6000-4. Since the computation and communication schedules are static for a partitioning of a given matrix, we know how many cycles a matrix multiply will take.
Since the performance of machines running numerical problems is usually evaluated in terms of double-precision floatingpoint, we use double-precision arithmetic units. For our FPUs we modified parameterized precision VHDL cores from Northeastern University [2] . We modified both FPUs by pipelining them more deeply. Resulting pipeline depths for the adder and multiplier are 13 The number of slices taken by the adder and multiplier respectively are 790 and 3276. For both arithmetic units registers are the critical resource. The total number of slices for the Virtex II 6000-4 is 33792, which allows a maximum of 8 PEs/FPGA. The peak is then 2 × 8 × 140MHz = 2240 Mflops/FPGA. Including other logic (e.g. control logic, addressing, interconnect) and floorplanning limits us to 6 PEs/FPGA, which gives us EL ≤ 3/4. The CE takes the place of one PE on one FPGA.
Each PE has the four memories that must fit into its available memory. Table 2 shows memory sizes which fit 6 PEs (4 PEs) per FPGA.
All logic except for FPUs was generated using JHDL 0.3.34. FPUs were synthesized with Synplicity Synplify Pro 7.5. Logic was mapped, placed, and routed with Xilinx ISE 6.1.
RESULTS
SMVM performance is highly dependent on the matrix. For benchmarking, we used 35 matrices from the Matrix Market Suite [1] . Performance of different matrices on the same number of processors varies by as much as a factor of four. Table 3 lists the matrices and their application areas. Among the matrices we chose, some are the largest matrices from Matrix Market. We also chose matrices to cover a wide range of sizes and applications. Table 4 compares the performance of our implementation on one Virtex II 6000-4 to the performance of various microprocessors. The single microprocessor information is a subset of a table in [13] , which uses highly tuned SMVM algorithms. Our performance for a single FPGA is the median of our benchmark matrices that fit on a single FPGA.
Single Processor Comparison
The Power 4 has the greatest peak performance of the microprocessors summarized here and was released the same year as the Virtex II 6000-4. The Itanium 2 performs relatively well because it has a large cache and high memory bandwidth [13] . Table 5 shows that our implementation scales well to multiple processors. The microprocessor-based implementations may be affected by poor communication and partitioning as discussed in Appendix A. Further, the multiple processor versions may pay operating systems overhead. Single processor SMVM implementations tend to be more highly tuned to use available memory bandwidth than parallel implementations. We compare our iterative SMVM performance to other parallel machines' Conjugate Gradient(CG) perfor- We use Mflops/FPGA as our baseline performance metric for scaling. Figure 10 shows how performance scales with the number of Virtex IIs. Taking the median performances, 16 FPGAs deliver 1/3 peak. We get 1/7 peak at 128 FPGAs. The best parallel architecture in Table 5 drops to 1/20 peak by 16 processors.
Parallel Processor Comparison

MAC Slot Scheduling
The adder slot utilization component of Ecompute, EA, is low if MAC slots are poorly utilized. Figure 11 shows how increasing L add decreases EA. At this point (L add = 13), we are able to fill over 80% of our MAC slots, giving EA = 0.80.
Analysis of Inefficiencies
The largest factor contributing to scaling inefficiency is the large ring interconnect latency, Lring. We use Figures 12  and 13 to analyze sources of inefficiency. The second worst scaling efficiency is EA. EA decreases when there are too few dot products to be evenly distributed between MAC slots.
EB is also significant. Large rows sometimes make it impossible to load balance. The heuristic partitioning algorithm could also contribute to low EB, as well as, the common trade off between partition cut-size and partition load balance.
Constant EL shows that we obtain our best performance using 6 PEs per FPGA up to 95 FPGAs.
Matrix Map Overhead
Currently the overhead to configure memories given a matrix is large compared to Iterative SMVM time. The number of iterations performed by numerical routines that use SMVM is usually much less than n. Taking n as an upper bound for the number of iterations, Table 6 compares the time taken by Matrix Map stages in software to the upper bound of logic execution time. 
FUTURE WORK
A complete solution for contemporary FPGAs needs to implement a wide range of sparse numerical routines on large matrices. Further, memory configuration time must be comparable to or smaller than hardware execution time.
Communication Latency From Section 9.4, we see the key scaling limitation in this architecture is, not surprisingly, communication latency on the ring. We can easily decrease the worst-case communication latency from the current 5NP Es to O( √ NP Es) or even O( 3 √ NP Es) by moving to two-or three-dimensional interconnect structures.
Matrix Mapping For the architecture to be useful for a broad set of applications, the Matrix Mapping stages must be streamlined or eliminated. We have not, yet, focused on efficient mapping steps, so all stages could be improved with attention to their runtime. For the largest stages, simple tuning will not be enough. Some promising directions to achieve the large-scale performance improvement required include:
• FPGA-based clustering to exploit the same hardware to rapidly create partitions • Dynamic routing to avoid the need for the scheduling stage General Applicability Adapting the architecture to a more complete set of sparse numerical routines requires implementations for vector parallel operations, accumulations, scalar broadcasts, and scalar divides. These operations easily fit into the current ring interconnect and can extend to high-dimension interconnect solutions.
CONCLUSIONS
An architecture for performing efficient SMVM on modern FPGAs has been demonstrated. It achieves high scalability by taking advantage of the Virtex II's high BlockRAM memory bandwidth. The compute datapath processes the sparse matrix structure in a streaming fashion so there is no slowdown due to memory latency. We have shown that good matrix partitioning allows us to scale up to 16 Virtex II 6000-4s while maintaining an efficiency of 1/3-much higher than 16-processor, microprocessor-based, multiprocessor systems.
APPENDIX
A. COMMUNICATION MODELS
In this section we study how communication bandwidth constraints affect asymptotic scalability. We evaluate how taking advantage of matrix locality can increase scalability. We find the maximum number of PEs we can use while maintaining a constant efficiency. We analyze how the number of PEs, NP Es, scales with matrix dimensions n for three different partitioning and PE placement types:
• Random assignment of dot products to PEs.
• Partitioning dot products for locality into PEs, then placing PEs in a random order. • Partitioning for locality, then placing PEs for locality. For matrices with locality, we show that each refinement improves asymptotic scaling of NP Es in terms of n.
This section models the efficiency EC from Section 6. We use L ideal compute to model the compute stage latency, and Lcommunicate to model the communicate stage latency. Analogously to Equation 4 , we model of the fraction of total cycles spent in the compute stage as:
Henceforth we use EC ideal ≥ 1/2 as our target, which gives us L ideal compute ≥ Lcommunicate.
Recall the matrix dimension is n, and number of nonzeros is m. k = m/n is the average non-zeros per row. L ideal compute = kn/NP Es so for E ≥ 1/2 in the following analyses we will use:
Two lower bounds on the latency of the communicate stage are the maximum message latency, Lring, and the cycles required if interconnect is fully utilized, L throughput . If the maximum message latency constrains communication, then we say it is latency constrained, otherwise it is throughput constrained. Since message latency is linear in the number of PEs, NP Es, we model:
Interconnect is fully utilized if each switch routes a message on each cycle:
Lmsg is the distance each message must travel. Wcomm is the useful work performed in communication. We say a switch performs one unit of work on each cycle it routes a message.
Since there are 2NP Es switches:
Considering both throughput and latency bounds:
Lcommunicate ≥ max(Wcomm/(2NP Es), Lring) (13) Communication is throughput constrained if and only if:
A.1 Random Partitioning
First we find the scaling effect of a partitioning that load balances dot products with no regard to matrix locality. Most vector entries are used by multiple dot products, which are distributed in random PEs. So most entries are sent as either one or two messages which are received by all destination PEs. The length of the ring is Lringstage × NP Es, so the work per vector entry is proportional to NP Es. Since assignment was random, communication is load balanced on switches. Hence Wcompute = n × NP Es. From Inequality 14, communication is throughput constrained:
Using Eq. 8, we find:
This means we can only use a number of PEs, NP Es, constant in n or communication will dominate. Therefore increasing the matrix dimension while keeping non-zeros per row fixed does not allow us to scale to more processors.
A.2 Matrix Model
In order to analyze the effect of good partitioning, we need a model of matrix locality. We first represent the matrix communication structure as a graph. Each dot product is a node. It fans out to each dot product that uses its result. We use the common Rent Parameter model, where the graph is fitted to the two parameters c, p [8] . The Rent Parameter is defined for a graph when there is a power law relating the size of each local cluster with the IO of the cluster. If the number of nodes per cluster is r, then the number of inputs to each cluster is:
Partitioning well with different size partitions can be used to find the relation. A graph with p = 1 has little locality if any: a constant fraction of nodes in a partition output to another partition. A 3D problem has p = 2/3, a 2D problem has p = 1/2, and a 1D problem has p = 0. Circuit graphs commonly have p = 2/3. Figure 14 shows the average number of inputs per partition for our benchmark matrices. The graph has x = log(r) and from Eq. 15 y = log(inputs(r)) = log(c(r) p ). Relating x and y gives y = log(c) + px. So p for a matrix is its plot's slope. Many matrices have a flat slope for two orders of magnitude and hence a well defined p. Others have negative curvature, which means larger partitions have smaller p. In either case, when p < 1 there is locality to be exploited by a partitioner and placer.
A.3 Partitioning for Locality and Placing Randomly
Next we find the scaling effect of a partitioning that load balances and minimizes communication between partitions. Each PE is then assigned to a random partition. Communication will be load balanced since placement is random. Here, message sends per PE is Θ((n/NP Es) p ). Work per message is still NP Es, so Wcomm ∈ Θ(N 2 P Es × (n/NP Es) p ). From Inequality 14, communication is throughput constrained. Using Eqs. 8 and 11:
NP Es ∈ O(n (1−p)/(2−p) ) For example, for p = 2/3, NP Es ∈ O(n 1/4 ), and for p = 1/2, NP Es ∈ O(n 1/3 ).
A.4 Partitioning and Placement for Locality
Scaling can be further improved by placing partitions on PEs for locality. We construct a hierarchical, binary tree of partitions, where each pair of siblings partitions its parent. On level k, each partition is of size n/2 k . When placing we flatten the tree to a line so each pair of sibling partitions on each level are adjacent. Then all k level siblings can communicate in parallel. This load balances communication.
is the time to communicate between two k-level siblings. L throughput = Wcomm/(2NP Es) is the communication latency due to throughput. Communicating on each level separately, we get
= n p × log(N P Es )
k=0
(
We get Eq. 19 from Eq. 18 using:
Using Eq. 8 we get:
Communication may be latency constrained; using Eq. 9 we get:
Considering both throughput and latency constraints, we combine Eq. 20 and 21 in a manner similar to Eq. 13 and get:
NP Es ∈ O(min(n 1/2 , n 1−p ))
A.5 Comparison Table 1 compares the three types of partitioning and placement with p = 2/3 and p = 1/2. It shows that scalability is limited to O(n 1/2 ) due to ring latency. 
B. SCALING AND COMPUTATIONAL RE-QUIREMENTS
Conjugate Gradient (CG) is part of the common NAS benchmark suite and its performance is more often reported than SMVM. As mentioned above, CG computation and communication are dominated by the SMVM kernel and the other operations have little impact on performance. We evaluate CG performance for an extension of our architecture that supports vector parallel operations: this extension incurs, at most, 20% more cycles for a 16 FPGA design.
Per iteration, CG consists of 1 SMVM, 2 vector dot products, 3 vector-add scalar multiplies, and 2 scalar divisions. Vector-add scalar multiply performs ax + y on vectors x and y, and scalar a. The two scalar divisions each require L divide cycles. Divider latency is typically on the order of tens of cycles, so we assume L divide < 100. A vector-add scalar multiply consists of one scalar broadcast, n adds and n multiplies. A vector dot product consists of an addition reduce and n adds and n multiplies. Adds and multiplies can be pipelined as in SMVM for n/NP Es compute cycles. Each CG operation can immediately follow the previous leaving one Lring latency:
L reduce = L add × n/NP Es + Lring (23) Lextra = Lring + L reduce + 4 × n/NP Es (24) + 2 × L divide
We are interested in comparing the performance of 16 processor machines. Since there are at most 6 PEs per FPGA, the point on Figure 13 where NP Es = 100 gives us at least 16 FPGAs. Here L ≈ 15000 and Lring ≈ 700. For the matrix fidapm37, n = 9152. L add = 13. Now L reduce ≈ 1900, so Lextra ≈ 3200 ≈ (1/5)L. Without considering performance benefit due to extra floating point operations performed, this shows CG incurs a performance overhead of at most 20%.
